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Abstract
We report fast computation of computer-generated holograms (CGHs) using Xeon Phi coproces-
sors, which have massively x86-based processors on one chip, recently released by Intel. CGHs
can generate arbitrary light wavefronts, and therefore, are promising technology for many appli-
cations: for example, three-dimensional displays, diffractive optical elements, and the generation
of arbitrary beams. CGHs incur enormous computational cost. In this paper, we describe the
implementations of several CGH generating algorithms on the Xeon Phi, and the comparisons in
terms of the performance and the ease of programming between the Xeon Phi, a CPU and graphics
processing unit (GPU).
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1. Introduction
Holography [1] is used to record light waves including the amplitude and phase on a photo-
graphic plate as interference patterns, as a “hologram,” and reconstruct the light wave from the
hologram, utilizing its interference and diffraction phenomena. To simulate light propagation on a
computer, we can numerically generate computer-generated holograms (CGHs). CGHs can gen-
erate arbitrary light waves, and therefore, are promising technology for many applications: for
example, three-dimensional displays [2, 3], diffractive optical elements [4], and the generation of
arbitrary beams [5].
If we apply CGHs to a 3D display, the technique becomes very attractive because it is dif-
ficult for other 3D display techniques to reconstruct light waves of original 3D objects prepared
by computer graphics or acquired by 3D cameras such as Kinect. In contrast, CGH can faith-
fully reconstruct the light waves. However, the computational time of CGH required for the light
propagation from a 3D object hampers the realization of a practical CGH-based 3D display.
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Many algorithms have been proposed for accelerating the computational time. These algo-
rithms are mainly categorized by how to express a 3D object by point cloud and polygon expres-
sions. Point cloud expression is expressed by 3D objects as the aggregation of self-illuminated
points. Look-up table (LUT) methods [6, 7] store pre-computed light waves on a CGH, and then,
accumulate light waves to generate a final CGH pattern. Recurrence relation methods [8, 9, 10]
calculate light waves on a CGH using recurrence relations, instead of directly calculating the op-
tical path that is time-consuming. To place a 3D object near a CGH, the image hologram method
[11] accelerates the calculation of an image CGH. Te wavefront recording method [12, 13, 14, 15]
accelerates the calculation of a CGH to introduce a virtual plane between a 3D object and the
CGH. It consists of two steps: the first step is the calculation of the virtual plane from the 3D
object. In the second step, we obtain the CGH to execute diffraction calculation from the virtual
plane. Polygon methods have been vigorously researched [16, 17, 18, 19, 20]. The key to the poly-
gon method is how to calculate tilted polygons with regards to a CGH because normal diffraction
calculation only calculate parallel planes. Other methods are, for example, band-limited double
step Fresnel diffraction [21] to accelerate diffraction calculation, the Fresnel integral method [22]
that is faster than the methods using fast Fourier transform (FFT), the efficient calculation of color
CGHs using color space conversion [23] and so forth.
Using hardware is an effective means to further boost computational speed for CGH because
the pixels on a CGH can be calculated independently; therefore the CGH calculation is very suit-
able for hardware implementation. We developed special-purpose computers for CGH to dra-
matically increase the computational speed [24, 25, 26, 27, 28, 29]. This is called “HOlographic
ReconstructioN (HORN)”. The HORN computers designed by pipeline architecture can calculate
light waves on a CGH at high speed. The HORN computers were implemented on a field pro-
grammable gate array (FPGA) board, except HORN-1 and -2. To date, we have developed six
HORN computers. Another major hardware is the graphics processing unit (GPU). Recent GPUs
allow us to use a highly parallel processor, because the GPUs have many simple processors that
can execute floating-point arithmetic operations. GPUs were widely used in the realm of CGH
[30, 31, 32, 33]. Although GPUs have merits in terms of computational power and the low cost of
the GPU board, we need to use special programming languages (e.g. CUDA, OpenCL) to program
on GPUs.
In this paper, we report fast computation of CGH using Xeon Phi co-processors. Intel very
recently launched the Xeon Phi Coprocessor [34] that has massive x86-based processors on one
chip. One of the merits of Xeon Phi is that we can program on the Xeon Phi using standard C
and various libraries for parallel environments (e.g. OpenMP, MPI). Therefore, we gain much
acceleration of CGH calculation with only a small amount of labor, compared with GPUs. In
Section 2, we explain our CGH algorithms which are implemented on a CPU, GPU and Xeon Phi:
recurrence relation method and wave-front recording method. In Sections 3 and 4, we describe
the outline of the Xeon Phi co-processor and the implementations of the CGH algorithms for
each processor. Section 5 shows the comparison of the performance and the ease of programming
between the Xeon Phi, a CPU and GPU. In Section 6, we conclude this work.
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2. CGH algorithms
We describe three algorithms for CGH calculation in point cloud expression: direct calculation,
recurrence relation and wavefront recording methods. CGH can be calculated from a 3D object
data generated by a 3D modeling software or actual 3D data acquired by a 3D camera such as
Kinect. We first describe the direct calculation.
2.1. Direct calculation
Let us suppose that a virtual 3D object consists of N point light sources. The coordinate for
j-th point light source is expressed as (x j, y j, z j). The distribution of an object light O(xh, yh) on a
CGH can be calculated by accumulating light propagation from all of the point light sources, that
is,
O(xh, yh) =
N∑
j
A jexp( j2pi
λ
√
(xh − x j)2 + (yh − y j)2 + z2j), (1)
≈
N∑
j
A jexp(2pi
λ
(z j +
(xh − x j)2 + (yh − y j)2
2z j
)), (2)
where, λ is the wavelength of a reference light, and A j is the amplitude of the j-th point light
source. The approximation of the distance calculation in Eq.(2) is Fresnel approximation. We call
these equations direct calculation, because the calculation is the direct summation of object lights.
CGH types are mainly categorized into amplitude or phase only CGH (a.k.a. Kinoform). We
can calculate a phase only CGH by taking the phase from the complex amplitude of Eq.(1) or (2),
θ(xh, yh) = tan−1
(
Im {O(xh, yh)}
Re {O(xh, yh)}
)
, (3)
where the operators Re {·} and Im {·} take the real and imaginary parts of the complex number.
We calculate amplitude CGHs by the interference between an object light and reference light
R(xh, yh) = Ar exp( jφr(xh, yh)), where Ar and φr(xh, yh) are the amplitude and phase of the reference
light. The intensity of the interference is expressed as,
I(xh, yh) = |O(xh, yh) + R(xh, yh)|2 (4)
= |O(xh, yh)|2 + |R(xh, yh)|2 + O(xh, yh)R∗(xh, yh) + O∗(xh, yh)R(xh, yh),
where, * denotes complex conjugate. In amplitude CGH calculation, we can omit the first and
second terms because these terms do not include the 3D information of a 3D object. Therefore,
we can rewrite the above equation as follows:
I(xh, yh) = O(xh, yh)R∗(xh, yh) + O∗(xh, yh)R(xh, yh) (5)
= 2Ar
N∑
j
A jcos(2pi
λ
√
(xh − x j)2 + (yh − y j)2 + z2j + φr),
≈
N∑
j
A jcos(2pi
λ
(z j +
(xh − x j)2 + (yh − y j)2
2z j
) + φr),
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where, the constant value 2Ar can be omitted because it is not important to reconstruct the 3D
object.
2.2. Recurrence relation method
Our recurrence relation method [10, 27] can compute the phase components of the exponential
function in Eq.(2) by the following two recurrence relations:
Γn = Γn−1 + δn−1, (6)
δn = δn−1 + ∆, (7)
where Γ1 = P j((xh − x j)2+ (yh −y j)2), δ1 = P j(2(xh − x j)+1),∆ = 2P j and P j = 1/(2λz j). Using the
recurrence relations, the object waves on the CGH can be calculated by the following equation:
O(xh + n, yh) =
N∑
j
A jexp(2pi(Γn + δn)). (8)
Namely, after calculating the phase at (xh, yh), we can obtain the adjacent phase at (xh + n, yh)
by Eqs.(6) and (7). The calculation cost can be reduced, compared with the direct calculation of
Eq.(2).
2.3. Wavefront recording method
The wavefront recording method reduces the computational complexity of CGH by two-step
calculations. In the first step of the wavefront recording method, we introduce virtual plane
uw(xw, yw) between a 3D object and CGH, and record the complex amplitude from the 3D ob-
ject using Eq.(1) or (2) on the virtual plane.
When placing the virtual plane near the 3D object, the object light traverses small regions on
the virtual plane. Therefore, the computational amount of Eq.(1) or (2) can be reduced, compared
with the case where the virtual plane is not introduced.
The second step calculates the complex amplitude of 3D object light O(xh, yh) on the CGH us-
ing the diffraction calculation between the virtual plane and CGH. Several diffraction calculations
were proposed. For example, Fresnel diffraction which is a well-known diffraction calculation, is
as follows:
O(xh, yh) =
exp(i 2pi
λ
z)
iλz
∫ ∫
uw(xw, yw) exp(i pi
λz
((xh − xw)2 + (yh − yw)2))dxwdyw (9)
=
exp(i 2pi
λ
z)
iλz
F −1
[
F
[
uw(x, y)
]
·F
[
h(x, y)
]]
(10)
where, F [·] and F −1[·] are the Fourier and inverse Fourier operators, z is the distance between
the virtual plane and the CGH, and the impulse response h(x, y) = exp( ipi
λz
(x2 + y2)). Of course,
the Fourier transform can be accelerated by FFT. Lastly, we calculate the phase only or amplitude
CGH by Eq.(3) or (5).
4
3. Xeon Phi coprocessor
The Xeon Phi coprocessor has many cores based on the concepts of the Intel x86 architecture
and offers a standard shared-memory architecture. In this work, we used Xeon Phi 5110P. Table.1
shows the specification of Xeon Phi 5110P. As shown in Table.1, the Xeon Phi coprocessor has
60 cores and every core offers four-way simultaneous multi-threading (SMT). Therefore, the total
number of threads is 240. In addition, every core has single instruction multiple data (SIMD)
vectors with 512-bit wide, which can address the arithmetic operations of eight double-precision
or sixteen single-precision floating point numbers simultaneously. Figure 1 shows the conceptual
diagram of the Xeon Phi coprocessor. The Xeon Phi has a structure in which a bidirectional ring
bus connects each core. By the ring bus, each core can access a GDDR5 memory through GDDR
memory controller (GDDR MC) and other cores. Each core has a private L2 cache kept fully
coherent by a tag directory (TD). The Xeon Phi coprocessor is connected via a PCI Express bus to
a host system.
Table 1: Specification of Xeon Phi 5110P.
Core 60
Thread 240
L1 cache 32[kB/core]
L2 cache 512[kB/core]
Clock 1.053 [GHz]
Memory 8 [GB]
Memory Band Width 320 [GB/s]
Figure 1: Conceptual diagram of Xeon Phi Coprocessor.
The Xeon Phi coprocessor can be programmed in two different ways. The former is “native
mode” that runs a whole program on the coprocessor. When using the native mode, the coprocessor
looks like one node PC connected to the host PC. The host PC transfers the executable file for the
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coprocessor and runs it on the coprocessor via SSH (Secure SHell). The native mode has the
disadvantage that it has slow running time for a sequential part in the program because the clock
frequency of the core of the Xeon Phi coprocessor is slower than a modern CPU. In addition,
the core design is simpler than a modern CPU, so that the core cannot process instructions by
out-of-order execution.
The latter is “offload mode,” which only runs user-specified parts in the program on the co-
processor. When using the offload mode, the coprocessor looks like accelerators (e.g. GPUs). It
is desirable that the specified parts have high parallelism and huge computational burden if we
induce the high performance of the coprocessor. The user-specified parts are specified by pragma
directives. In this work, we used the offload mode because the CGH calculation part in a whole
program has extremely high parallelism and huge computational burden.
4. Implementation of CGH algorithms on Xeon Phi coprocessor
In this section, we show the actual source codes for CGH algorithms as described in Section 2.
In addition, in terms of the ease of programming, we compare source codes on a CPU, Xeon Phi
and GPU, respectively. One of the merits for the usage of Xeon Phi is the ease of the programming,
compared with GPUs.
4.1. Direct calculation
List 1 shows a part of the source code for phase only CGHs using the direct calculation of
Eq.(2) and Eq.(3) on a general multi-core CPU by standard C and OpenMP. In the source code,
the most outer loop of the CGH calculation is automatically divided and assigned to each CPU
thread by the pragma directive (#pragma omp parallel for).
1 #define PI 3.1415926535F
2 #define P 8.0e-6 //CGH sampling pitch (8um)
3 #define WL 633e-9F // wave length (633nm:red)
4 #define NORM_CNT 40.5845104884 //255/(2* PI)
5 #define NUMBER 10000 // number of object points
6 #define WIDTH 1920 //width of CGH
7 #define HEIGHT 1080 //height of CGH
8
9 //static memory
10 unsigned char holo[WIDTH*HEIGHT];
11
12 int main(void){
13
14 // dynamic memory
15 float *obj_x ,*obj_y ,*obj_z;
16
17 obj_x = (float*) malloc(sizeof(float)*NUMBER);
18 obj_y = (float*) malloc(sizeof(float)*NUMBER);
19 obj_z = (float*) malloc(sizeof(float)*NUMBER);
20
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21 // ***************
22 // Input data
23 // ***************
24
25 // following CGH calculation part
26 #pragma omp parallel for //pragma for OpenMP
27 for(int i=0;i<HEIGHT;i++){
28 for(int j=0;j<WIDTH;j++){
29 unsigned int adr = j + WIDTH * i;
30 float re = 0.0f;
31 float im = 0.0f;
32 for(int k=0;k<NUMBER;k++){
33 float x = P*j - obj_x[k];
34 float y = P*i - obj_y[k];
35 float theta = PI*WL*(x*x+y*y)/obj_z[k]; //phase term
36 re += cosf(theta); // accumulate real part
37 im += sinf(theta); // accumulate imagnary
part
38 }
39 float psi = atan2f(im,re); //get argument
40 if(psi < 0.0f) psi += 2*PI;
41 holo[adr] = (unsigned char)(NORM_CNT *psi); // normalization
42 }
43 }
44 }
Listing 1: Source code on CPU (direct calculation).
And, List 2 shows the source code on the Xeon Phi coprocessor by the offload mode. The
difference between Lists 1 and 2 is the only offload pragma directives. As entioned below, the Xeon
Phi programming becomes easy compared with GPU programming because GPU programming
requires writing of kernel functions and its invoking functions, memory allocation and transfer
functions using CUDA APIs.
In line 10 of List 2, the directive “ attribute (target(mic:0))” represents the allocation of
the static memory on both the Xeon Phi coprocessor and host PC. In line 26-30 of List 2, the
pragma directive “#pragma offload target(mic:0)” indicates that the part surrounded by the pragma
directive is run on the coprocessor, which is offload mode.
If the host PC has some Xeon Phi coprocessors, we need to select the coprocessors by “target”
keyword. In line 27, “in(obj x:length(NUMBER))” is a keyword for transferring the input data
from the host PC to the coprocessor. The modifier “length()” indicates the number of elements
for dynamic memory. We do not need it for static memory. Similarly, in line 30, “out(holo)” is a
keyword for transferring the output data from the coprocessor to the host PC. Usually, the memory
allocation is performed implicitly on the coprocessor.
1 #define PI 3.1415926535F
2 #define P 8.0e-6F //CGH sampling pitch (8um)
7
3 #define WL 633e-9F // wave length (633nm:red)
4 #define NORM_CNT 40.5845104884F //255/(2* PI)
5 #define NUMBER 10000 // number of object points
6 #define WIDTH 1920 //width of CGH
7 #define HEIGHT 1080 // height of CGH
8
9 //static memory
10 __attribute__((target(mic:0))) unsigned char holo[WIDTH*HEIGHT];
11
12 int main(void){
13
14 // dynamic memory
15 float *obj_x ,*obj_y ,*obj_z;
16
17 obj_x = (float*) malloc(sizeof(float)*NUMBER);
18 obj_y = (float*) malloc(sizeof(float)*NUMBER);
19 obj_z = (float*) malloc(sizeof(float)*NUMBER);
20
21 // ***************
22 // Input data
23 // ***************
24
25 // following CGH calculation part
26 #pragma offload target(mic:0) \
27 in(obj_x:length(NUMBER))\
28 in(obj_y:length(NUMBER))\
29 in(obj_z:length(NUMBER))\
30 out(holo)
31 {
32 #pragma omp parallel for // pragma for OpenMP
33 for(int i=0;i<HEIGHT;i++){
34 for(int j=0;j<WIDTH;j++){
35 unsigned int adr = j + WIDTH * i;
36 float re = 0.0f;
37 float im = 0.0f;
38 for(int k=0;k<NUMBER;k++){
39 float x = P*j - obj_x[k];
40 float y = P*i - obj_y[k];
41 float theta = PI*WL*(x*x+y*y)/obj_z[k]; //phase term
42 re += cosf(theta); // accumulate real part
43 im += sinf(theta); // accumulate imaginary
part
44 }
45 float psi = atan2f(im,re); //get argument
46 if(psi < 0.0f) psi += 2*PI;
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47 holo[adr] = (unsigned char)(NORM_CNT*psi); // normalization
48 }
49 }
50 }
51 }
Listing 2: Source code on Xeon Phi coprocessor (direct calculation).
For comparison, in List 3, we show the source code on a GPU by CUDA, corresponding to
List 1. In line 13-28 of List 3, “ global void cgh calc” function is a GPU kernel. When using a
GPU, it is necessary to explicitly rewrite the computational part as a GPU kernel, unlike Xeon Phi
coprocessors. In addition, in order to transfer the data between the host PC and GPU, and allocate
the device memory, we must write them explicitly by using CUDA APIs of “cudaMalloc” and
“cudaMemcpy” (lines 48-57). Furthermore, we need to invoke the kernel function using CUDA
API, as shown in line 60 of List 3.
1 #define PI 3.1415926535F
2 #define P 8.0e-6F //CGH sampling pitch (8um)
3 #define WL 633e-9F // wave length (633nm:red)
4 #define NORM_CNT 40.5845104884F //255/(2* PI)
5 #define NUMBER 10000 // number of object points
6 #define WIDTH 1920 //width of CGH
7 #define HEIGHT 1080 // height of CGH
8
9 #define TX 32 //x direction thread per blocks
10 #define TY 18 //y direction thread per blocks
11
12 //GPU kernel
13 __global__ void cgh_calc (float *o_x , float *o_y , float* o_z,
unsigned char* h){
14 int tx = threadIdx.x + blockDim.x * blockIdx .x;
15 int ty = threadIdx.y + blockDim.y * blockIdx .y;
16 float re = 0.0f;
17 float im = 0.0f;
18 for(int k=0;k<NUMBER;k++){
19 float x = P*tx - obj_x[k];
20 float y = P*ty - obj_y[k];
21 float theta = PI*WL*(x*x+y*y)/obj_z[k];
22 re += cosf(theta);
23 im += sinf(theta);
24 }
25 float psi = atan2f(im,re);
26 if(psi < 0.0f) psi += 2*PI;
27 h[ty*WIDTH+tx] = (unsigned char)(NORM_CNT*psi);
28 }
29
30 int main(void){
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31
32 float *obj_x ,*obj_y ,*obj_z;
33
34 obj_x = (float*) malloc(sizeof(float)*NUMBER);
35 obj_y = (float*) malloc(sizeof(float)*NUMBER);
36 obj_z = (float*) malloc(sizeof(float)*NUMBER);
37
38 // ****************
39 // data input etc...
40 // ****************
41
42 dim3 grids(WIDTH/TX,HEIGHT/TY); // grid size
43 dim3 threads(TX,TY); //block size
44
45 float *d_x ,*d_y ,*d_z;
46 unsigned char *d_h;
47
48 //GPU memory allocation
49 cudaMalloc((void**)&d_x ,sizeof(float)*NUMBER);
50 cudaMalloc((void**)&d_y ,sizeof(float)*NUMBER);
51 cudaMalloc((void**)&d_z ,sizeof(float)*NUMBER);
52 cudaMalloc((void**)&d_h ,sizeof(unsigned char)*WIDTH*HEIGHT);
53
54 // trasfer input data from host to GPU
55 cudaMemcpy(d_x ,obj_x ,sizeof(float)*NUMBER ,cudaMemcpyHostToDevice)
;
56 cudaMemcpy(d_y ,obj_y ,sizeof(float)*NUMBER ,cudaMemcpyHostToDevice)
;
57 cudaMemcpy(d_z ,obj_z ,sizeof(float)*NUMBER ,cudaMemcpyHostToDevice)
;
58
59 // kernel execution
60 cgh_calc <<<grids ,threads >>>(d_x,d_y,d_z ,d_h);
61
62 // trasfer result data from GPU to host
63 cudaMemcpy(holo ,d_h ,sizeof(unsigned char)*WIDTH*HEIGHT ,
cudaMemcpyDeviceToHost);
64 }
Listing 3: Source code on GPU by CUDA (direct calculation).
In regards to the recurrence relation method, we can implement the CGH computation on the
Xeon Phi coprocessor in the same way as in List 2.
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4.2. Fresnel diffraction
The CGH calculation using the wavefront recording method has two steps. The implementa-
tion of the first step is almost the same as the direct calculation. The second step is the Fresnel
diffraction expressed by Eq.(10). List 4 shows the Fresnel diffraction on the CPU. The Fresnel
diffraction consists of three FFTs, the generation of the impulse response and one complex mul-
tiplication. We used Intel Math Kernel Library (MKL) as the FFT library. Note that, during
the calculation of Fresnel diffraction, we have to expand the calculation size by zero-padding to
2N × 2N, where N is the horizontal or vertical pixel number, in order to avoid wraparound by the
circular convolution of Eq.(10). After finishing the calculation of Eq.(10), we crop the wanted area
with N × N.
List 5 shows the implementation on the Xeon Phi coprocessor. As well as List 2, by using
pragma directives, we can rewrite the source code for the Xeon Phi coprocessor by minimum
labor, from List 4.
1 #define N 1024 //size N*N of input plane
2 #define N2 2048 //2*N
3
4 #define P 8.0e-6F // sampling pitch
5 #define WL 633e-9 // wavelength
6 #define PI 3.1415926535F
7
8 #define D 1.0F // propagated distance
9
10 int main(void)
11 {
12 MKL_Complex8 *pln; // source and destination plane array
13 MKL_Complex8 *data; // data(expanded source and destination area
) array
14 MKL_Complex8 *prop; // propagation term array
15
16 // DFTI handler
17 DFTI_DESCRIPTOR_HANDLE hand0 = 0;
18 DFTI_DESCRIPTOR_HANDLE hand1 = 0;
19
20 // memory allocation
21 pln = (MKL_Complex8*)malloc(N*N*sizeof(MKL_Complex8);
22 data = (MKL_Complex8*)malloc(N2*N2*sizeof(MKL_Complex8));
23 prop = (MKL_Complex8*)malloc(N2*N2*sizeof(MKL_Complex8));
24
25 // data input
26 DataInput(pln,"input.bmp");
27
28 //the area of the source and destination planes must be expanded
from N*N to N2*N2
29 #pragma omp parallel for
11
30 for(int j=0;j<N2;j++){
31 for(int i=0;i<N2;i++){
32 int d_idx = i + N2 * j;
33 if(i >= N/2 && j >= N/2 && i < N/2*3 && j < N/2*3){
34 int p_idx = (i-N/2) + (j-N/2) * N;
35 data[d_idx] = pln[p_idx];
36 }else{
37 data[data_idx ].real = 0.0f;
38 data[data_idx ].imag = 0.0f;
39 }
40 }
41 }
42
43 // Transfer function
44 #pragma omp parallel for
45 for(int j=0;j<N2;j++){
46 for(int i=0;i<N2;i++){
47 unsigned int idx = i + N2 * j;
48 float dx;
49 float dy;
50
51 if(x < N && y < N){
52 dx = (float)(i);
53 dy = (float)(j);
54 }else if(x >= N && y < N){
55 dx = (float)(x - N2);
56 dy = (float)(y);
57 }else if(x < N && y >= N){
58 dx = (float)(x);
59 dy = (float)(y - N2);
60 }else{
61 dx = (float)(x - N2);
62 dy = (float)(y - N2);
63 }
64
65 float th = PI*P*(x*x+y*y)/(D*WL);
66 prop.real = cosf(th);
67 prop.imag = sinf(th);
68 }
69 }
70
71 // create and initialize DFTI descriptor
72 MKL_LONG NN[2]; NN[0] = N2; NN[1] = N2;
73 // create DFTI descriptor
74 DftiCreateDescriptor(&hand0 ,DFTI_SINGLE ,DFTI_COMPLEX , 2, NN);
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75 DftiCreateDescriptor(&hand1 ,DFTI_SINGLE ,DFTI_COMPLEX , 2, NN);
76 // initialize
77 DftiCommitDescriptor(hand0);
78 DftiCommitDescriptor(hand1);
79
80 // data plane and propagation term FFT Forward
81 DftiComputeForward(hand0 , data);
82 DftiComputeForward(hand1 , prop);
83
84 // complex multiplication
85 #pragma omp parallel for
86 for(int i=0;i<N2*N2;i++){
87 float dre = data[i].real;
88 float dim = data[i].imag;
89 float pre = prop[i].real;
90 float pim = prop[i].imag;
91 data[i].real = dre*pre-dim*pim;
92 data[i].imag = dre*pim+dim*pre;
93 }
94
95 //FFT Backward
96 DftiComputeBackward(hand0 ,data);
97
98 // data cripping
99 #pragma omp parallel for
100 for(int j=0;j<N;j++){
101 for(int i=0;i<N;i++){
102 int d_idx = (i + N/2) + (j + N/2) * N2;
103 int p_idx = i + j * N;
104 pln[idx] = d[idx];
105 }
106 }
107
108 // descriptor free
109 DftiFreeDescriptor(& hand0);
110 DftiFreeDescriptor(& hand1);
111 }
Listing 4: Source code on CPU (Fresnel diffraction).
1 #define N 1024 //size N*N of input plane
2 #define N2 2048 //2*N
3
4 #define P 8.0e-6F // sampling pitch
5 #define WL 633e-9 // wavelength
6 #define PI 3.1415926535F
13
78 #define D 1.0F // propagated distance
9
10 int main(void)
11 {
12 __attribute__((target(mic:0))) MKL_Complex8 *pln; // source and
destination plane array
13 __attribute__((target(mic:0))) MKL_Complex8 *data; //data(
expanded source and destination area) array
14 __attribute__((target(mic:0))) MKL_Complex8 *prop; //
propagation term array
15
16 // DFTI handler
17 __attribute__(( target(mic:0))) DFTI_DESCRIPTOR_HANDLE hand0 = 0;
18 __attribute__(( target(mic:0))) DFTI_DESCRIPTOR_HANDLE hand1 = 0;
19
20 // host memory allocation
21 pln = (MKL_Complex8*)malloc(N*N*sizeof(MKL_Complex8);
22 data = (MKL_Complex8*)malloc(N2*N2*sizeof(MKL_Complex8));
23 prop = (MKL_Complex8*)malloc(N2*N2*sizeof(MKL_Complex8));
24
25 // data input
26 DataInput(pln,"input.bmp");
27
28 // memory allocation and data transfer from host to Xeon Phi
29 #pragma offload target(mic:0)\
30 in(pln : length(N*N) alloc_if (1) free_if (0))\
31 nocopy(data : length(N2*N2) alloc_if (1) free_if (0))\
32 nocopy(prop : length(N2*N2) alloc_if (1) free_if (0))
33 {
34 }
35
36 #pragma offload(target(mic:0))\
37 nocopy(pln : length(N*N) alloc_if (0) free_if (0))\
38 nocopy(data : length(N2*N2) alloc_if (0) free_if (0))\
39 {
40 //the area of the source and destination planes must be
expanded from N*N to N2*N2
41 #pragma omp parallel for
42 for(int j=0;j<N2;j++){
43 for(int i=0;i<N2;i++){
44 int d_idx = i + N2 * j;
45 if(i >= N/2 && j >= N/2 && i < N/2*3 && j < N/2*3){
46 int p_idx = (i-N/2) + (j-N/2) * N;
47 data[d_idx] = pln[p_idx];
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48 }else{
49 data[data_idx ].real = 0.0f;
50 data[data_idx ].imag = 0.0f;
51 }
52 }
53 }
54 }
55
56 #pragma offload target(mic:0))\
57 nocopy(prop : length(N2*N2) alloc_if (0) free_if (0))
58 {
59 //Transfer function
60 #pragma omp parallel for
61 for(int j=0;j<N2;j++){
62 for(int i=0;i<N2;i++){
63 unsigned int idx = i + N2 * j;
64 float dx;
65 float dy;
66
67 if(x < N && y < N){
68 dx = (float)(i);
69 dy = (float)(j);
70 }else if(x >= N && y < N){
71 dx = (float)(x - N2);
72 dy = (float)(y);
73 }else if(x < N && y >= N){
74 dx = (float)(x);
75 dy = (float)(y - N2);
76 }else{
77 dx = (float)(x - N2);
78 dy = (float)(y - N2);
79 }
80
81 float th = PI*P*(dx*dx+dy*dy)/(D*WL);
82 prop.real = cosf(th);
83 prop.imag = sinf(th);
84 }
85 }
86 }
87
88 // create and initialize DFTI descriptor
89 #pragma offload target(mic:0) nocopy(hand0 ,hand1)
90 {
91 MKL_LONG NN[2]; NN[0] = N2; NN[1] = N2;
92 //create DFTI descriptor
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93 DftiCreateDescriptor(&hand0 ,DFTI_SINGLE ,DFTI_COMPLEX , 2, NN);
94 DftiCreateDescriptor(&hand1 ,DFTI_SINGLE ,DFTI_COMPLEX , 2, NN);
95 // initialize
96 DftiCommitDescriptor(hand0);
97 DftiCommitDescriptor(hand1);
98 }
99
100 // data plane and propagation term FFT Forward
101 #pragma offload target(mic:0) nocopy(hand0 ,hand1)\
102 nocopy(data : length(N2*N2) alloc_if (0) free_if (0))\
103 nocopy(prop : length(N2*N2) alloc_if (0) free_if (0))\
104 {
105 DftiComputeForward(hand0 , data);
106 DftiComputeForward(hand1 , prop);
107 }
108
109 // complex multiplication
110 #pragma offload target(mic:0)\
111 nocopy(data : length(N2*N2) alloc_if (0) free_if (0))\
112 nocopy(prop : length(N2*N2) alloc_if (0) free_if (0))\
113 {
114 #pragma omp parallel for
115 for(int i=0;i<N2*N2;i++){
116 float dre = data[i].real;
117 float dim = data[i].imag;
118 float pre = prop[i].real;
119 float pim = prop[i].imag;
120 data[i].real = dre*pre -dim*pim;
121 data[i].imag = dre*pim+dim*pre;
122 }
123 }
124
125 //FFT Backward
126 #pragma offload target(mic:0) nocopy(hand0)\
127 nocopy(data : length(N2*N2) alloc_if (0) free_if (0))
128 {
129 DftiComputeBackward(hand0 ,data);
130 }
131
132 // data cripping and trasfer result from Xeon Phi to host
133 #pragma offload target(mic:0)\
134 nocopy(data : length(N2*N2) alloc_if (0) free_if (0)\
135 out(pln : length(N*N) alloc_if (0) free_if (0)
136 {
137 #pragma omp parallel for
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138 for(int j=0;j<N;j++){
139 for(int i=0;i<N;i++){
140 int d_idx = (i + N/2) + (j + N/2) * N2;
141 int p_idx = i + j * N;
142 pln[idx] = d[idx];
143 }
144 }
145 }
146
147 // memory and descriptor free
148 #pragma offload target(mic:0)\
149 nocopy(hand0 ,hand1)\
150 nocopy(pln : length(N2*N2) alloc_if (0) free_if (1))\
151 nocopy(data : length(N2*N2) alloc_if (0) free_if (1))\
152 nocopy(prop : length(N2*N2) alloc_if (0) free_if (1))
153 {
154 DftiFreeDescriptor(&hand0);
155 DftiFreeDescriptor(&hand1);
156 }
157 }
Listing 5: Source code on Xeon Phi coprocessor (Fresnel diffraction).
We describe how to use FFT using Intel MKL simply.
1. declare DFTI handler (in line 17,18 of List 4,
the type of handler is “DFTI DESCRIPTOR HANDLE”).
2. create DFTI descriptor (in line 74,75 of List 4, “DftiCreateDescriptor” function) and initial-
ize the descriptor (in line 77,78 of List 4, “DftiCommitDescriptor” function).
3. call FFT computation function (in line 81,82 of List 4, “DftiComputeForward” function
computes forward FFT, in line 96, “DftiComputeBackward” function computes inverse
FFT).
4. free DFTI descriptor (in line 109,110 of List 4, “DftiFreeDescriptor” function).
In line 28-41 of List 4, the area of source plane is expanded from N × N to 2N × 2N during
calculation because of avoiding aliasing by circular convolution. After the calculation, we need to
clip the wanted area whose size is N × N (in line 99-106 of List 4).
We explain pragma directives and option keywords in List 5. In lines 31 and 32 of List 5,
“nocopy” is a keyword that indicates the data is not transferred between the host and Xeon Phi
coprocesser. The modifier “alloc if()” indicates allocating memory explicitly on the Xeon Phi
coprocessor, “alloc if(1)” means allocating memory, “alloc if(0)” means not allocating memory.
Similarly, the modifier “free if()” indicates freeing memory explicitly on the Xeon Phi coproces-
sor.
In contrast, List 6 shows the implementation on the GPU by CUDA. We used CUFFT library
provided by NVIDIA as the FFT library. CUFFT library has an interface similar to the FFTW
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library that is widely used in the world. Comparing Lists 5 and 6, the GPU programming is trou-
blesome because kernel functions must be written for expanding area, clipping area, calculating
the impulse response of Eq.(10) and complex multiplication. Furthermore, memory allocations
and kernel execution using CUDA APIs are required.
1 #define N 1024 //size N*N of input plane
2 #define N2 2048 //2*N
3
4 #define P 8.0e-6F // sampling pitch
5 #define WL 633e-9 // wavelength
6 #define PI 3.1415926535F
7
8 #define D 1.0 // propagated distance
9
10 #define TX 32 //number of threads (x direction)
11 #define TY 32 //number of threads (y direction)
12
13 //the area is expanded N*N to N2*N2
14 __global__ void Expand(cufftComplex *pln , cufftComplex *data){
15 int x = threadIdx.x + blockIdx.x * blockDim .x;
16 int y = threadIdx.y + blockIdx.y * blockDim .y;
17
18 unsigned int N_h = N >> 1;
19 unsigned int dx = x + N_h;
20 unsigned int dy = y + N_h;
21
22 unsigned int idx = x + N2 * y;
23 unsigned int didx = dx + N * dy;
24
25 data[didx] = pln[idx];
26 }
27
28 //data cripping N2*N2 to N*N
29 __global__ void Crip(cufftComplex *pln , cufftComplex *data){
30 int x = threadIdx.x + blockIdx.x * blockDim .x;
31 int y = threadIdx.y + blockIdx.y * blockDim .y;
32
33 unsigned int N_h = N >> 1;
34 unsigned int dx = x + N_h;
35 unsigned int dy = y + N_h;
36
37 unsigned int idx = x + N2 * y;
38 unsigned int didx = dx + N * dy;
39
40 pln[idx] = data[didx];
41 }
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42
43 //Transfer function
44 __global__ void PropTerm (cufftComplex *prop){
45 int x = threadIdx.x + blockIdx.x * blockDim .x;
46 int y = threadIdx.y + blockIdx.y * blockDim .y;
47
48 unsigned int idx = x + N2 * y;
49
50 float dx;
51 float dy;
52
53 if(x < N && y < N){
54 dx = (float)(i);
55 dy = (float)(j);
56 }else if(x >= N && y < N){
57 dx = (float)(x - N2);
58 dy = (float)(y);
59 }else if(x < N && y >= N){
60 dx = (float)(x);
61 dy = (float)(y - N2);
62 }else{
63 dx = (float)(x - N2);
64 dy = (float)(y - N2);
65 }
66
67 float th = PI*P*(dx*dx+dy*dy)/(D*WL);
68 prop[idx] = make_cuComplex(cosf(th),sinf(th));
69 }
70
71 //complex multiplication
72 __global__ void ComplexMult(cufftComplex *data , cufftComplex *prop)
{
73 int x = threadIdx.x + blockIdx.x * blockDim .x;
74 int y = threadIdx.y + blockIdx.y * blockDim .y;
75
76 unsigned int idx = x + N2 * y;
77
78 data[idx] = cuCmulf(data[idx],prop[idx]);
79 }
80
81 int main(void){
82
83 cufftComplex *pln; //pointer for source and destination
plane array (for CPU)
84 cufftComplex *d_pln; //pointer for source and destination
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plane array (for GPU)
85 cufftComplex *d_data; //data(expanded source and destination
area) array (for GPU)
86 cufftComplex *d_prop; //pointer for propagation term array (for
GPU)
87
88 // host memory allocation
89 pln = (cufftComplex*)malloc(sizeof(cufftComplex)*N2*N2);
90
91 //GPU memory allocation
92 cudaMalloc((void**)&d_pln ,sizeof(cufftComplex)*N*N);
93 cudaMalloc((void**)&d_data ,sizeof(cufftComplex)*N2*N2);
94 cudaMalloc((void**)&d_prop ,sizeof(cufftComplex)*N2*N2);
95
96 // transfer plane data from host to GPU
97 cudaMemcpy(d_pln ,pln,sizeof(cufftComplex)*N*N,
cudaMemcpyHostToDevice);
98 cudaMemset(d_data ,0.0f,sizeof(cufftComplex)*N2*N2);
99
100 dim3 ex_blocks(N/TX,N/TY ,1);
101 dim3 ex_threads(TX,TY ,1);
102
103 Expand <<<ex_blocks ,ex_threads >>>(d_pln ,d_data);
104
105 dim3 blocks(N2/TX,N2/TY ,1);
106 dim3 threads(TX,TY ,1);
107
108 // propagation term
109 PropTerm <<<blocks ,threads >>>(d_prop);
110
111 cufftHandle plan;
112 cufftPlan2d(&plan ,N2,N2,CUFFT_C2C);
113
114 // data plane and propagation term FFT
115 cufftExecC2C(plan ,d_prop ,d_prop ,CUFFT_FORWARD);
116 cufftExecC2C(plan ,d_data ,d_data ,CUFFT_FORWARD);
117
118 // complex multiplication
119 ComplexMult <<<blocks ,threads >>>(d_data ,d_prop);
120
121 // data plane IFFT
122 cufftExecC2C(plan ,d_data ,d_data ,CUFFT_INVERSE);
123
124 // data cripping
125 Crip <<<ex_blocks ,ex_threads >>>(d_pln ,d_data);
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126
127 // trasfer result from GPU to host
128 cudaMemcpy(pln ,d_pln ,sizeof(cufftComplex)*N*N,
cudaMemcpyDeviceToHost);
129
130 cufftDestroy(plan);
131 cudaFree(d_pln);
132 cudaFree(d_data);
133 cudaFree(d_prop);
134 }
Listing 6: Source code on GPU by CUDA (Fresnel diffraction).
5. Results
In this section, we compare the CGH computational times of the direct calculation, recurrence
relation algorithm, Fresnel diffraction and wavefront recording method on the Xeon Phi coproces-
sor, Multi-core CPU, and GPU.
5.1. Hardware environment
Table 2 shows the hardware environment in this work. The CPUs we used are two Xeon E5-
2643 CPUs. The GPU we used is NVIDIA Tesla K20. Table 3 shows the specification of NVIDIA
Tesla K20 GPU. Afterward, two Xeon E5-2643 are called the CPUs, Xeon Phi 5110P is called the
Xeon Phi, and NVIDIA Tesla K20 is called the GPU.
Table 2: Hardware environment
OS CentOS 6.4
CPU Intel Xeon E5-2643 (4 Core) × 2
Xeon Phi Intel Xeon Phi 5110P
GPU NVIDIA Tesla K20
Compiler Intel Compiler XE 13.1
GPU Compiler CUDA 5.0
Table 3: Specification of NVIDIA
Tesla K20 (GPU).
Core 2496
Clock 0.706 [GHz]
Memory 5 [GB]
Memory Band Width 208 [GB/s]
5.2. Transfer time to host PC
Table 4 shows the transfer times to the host PC by the Xeon Phi and GPU. The data size is
approximately 2M bytes (1, 920 × 1, 080[pixels] × 8[bytes/pixel]), which is typical CGH size. As
shown in Table 4, the Xeon Phi transfers the data 1.9 times faster than the GPU.
21
Table 4: Transfer time to the host PC.
Processor transfer time [µs]
Xeon Phi 330
GPU 630
5.3. Comparison of performance
Table 5 shows the CGH computational times of the direct calculation. Table 6 also shows the
CGH computational times of the recurrence relation method. We used the CGH size of 1, 920 ×
1, 080 pixels. The pixel has the single-precision floating point number. We used the following
compile options for each processor:
• “icc test.c -fast -openmp -mkl -fp-model fast=2” (for the CPU)
• “icc test.c -fast -openmp -mkl -fp-model fast=2” (for the Xeon Phi)
• “nvcc test.cu -O3 -gencode arch=compute 35, -code=sm 35, -use fast math -lcufft” (for the
GPU)
where the intel compiler (icc) option “-fast” means that the whole program is compiled at the
maximum speed (this option is composed of “-ipo,” which is the inlining and other interprocedural
optimizations among multiple source files, “-O3,” which is the maximum optimization, “-no-prec-
div,” which is use of the fast and low-precision division function, “-static,” which is the static linker
option, and “-xhost,” which is generating instruction sets supported by the compilation host), “-
mkl” means using Intel MKL, “-fp-model fast=2” means the aggressive optimization on floating-
point data (but precision may be slightly low), “-gencode arch=compute 35 -code=sm 35” means
the GPU compute capability is 3.5, “-use fast math” means using the fast and low-precision math
library, and “-lcufft” means using the CUFFT library. All of the calculations on the CPUs uses the
full 16 CPU threads.
As shown in Table 5, in the direct calculation of CGH, the Xeon Phi computed about 8 times
faster than the CPUs when the number of object points is over 10,000. In contrast, the GPU is 100
times faster than the CPUs and 12 times faster than the Xeon Phi. As shown in Table 6, in the
recurrence relation method, the Xeon Phi is slower than using the direct calculation. One of the
reason for this is that the sequential part of the CGH calculation in the recurrence relation method
is increased, as compared with the direct calculation.
Table 7 shows the calculation times for the Fresnel diffraction. The size of the computational
plane is N2 = (2m)2 (m is a natural number) that can calculate FFT efficiently. When the size of
the computational plane is 8, 192 × 8, 192, the GPU could not calculate it because of insufficient
memory. The Xeon Phi and the GPU computed respectively about 2.4 and 16.5 times faster than
the CPUs in the case of N × N = 4, 096 × 4, 096.
Table 8 shows the CGH computational times of wavefront recording method. We optimized
the first step on the GPU [14]. Figures 2 and 3 show the CGH calculated on the Xeon Phi and
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Table 5: Computational time[sec]
(direct calculation).
Number of object points
1,000 10,000 100,000
CPU 1.7 16.3 163
Xeon Phi 1.02 2.01 20.2
GPU 0.016 0.168 1.68
Table 6: Computational time[sec]
(recurrence relation method).
Number of object points
1,000 10,000 100,000
CPU 0.92 8.23 83.3
Xeon Phi 1.46 7.26 42.1
GPU 0.014 0.141 1.51
Table 7: Computational time[sec]
(Fresnel diffraction).
Size of plane N × N
1, 024 × 1, 024 2, 048 × 2, 048 4, 096 × 4, 096 8, 192 × 8, 192
CPU 0.17 0.60 2.06 9.00
Xeon Phi 0.32 0.41 0.87 3.80
GPU 0.011 0.027 0.125 N.A.
the reconstructed image, respectively. The calculation condition is as follows: The CGH size is
1, 920 × 1, 080 [pixels]. The number of object points is 11,646. The wavelength is 531.8 [nm].
6. Conclusion
We implemented the CGH computation on the Xeon Phi coprocessor by adding only a few
offload pragma directives to the CPU source code, which is much easier compared with GPU
programming. As a result, in the direct calculation, we succeeded in achieving calculation about
8 times faster than the CPUs when we used the full 16 CPU threads, and about 13-times faster
than the CPUs when using the wavefront recording method. We also succeeded in achieving the
Fresnel diffraction calculation two-times faster than the CPUs.
In all cases, the GPU is faster than the Xeon Phi coprocessor. However, if we want to imple-
ment an existing code for a CPU on a GPU, it is necessary to rewrite many parts on the existing
source code for the GPU. In contrast, in the Xeon Phi coprocessor, it is unnecessary to rewrite
many parts of the existing source code by adding only a few pragma directives. Therefore, we can
reduce the working hours for the implementation and try various algorithms readily.
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